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CURRENT PULSE OVERLOAD TEST 
TO ASSURE TfiE RELIABILITY OF 
METALLIZED VIA f10LES IN ALUMINA SUBSTRATES 
by 
• 






T:he· .bil e-'Ve l s.ub·s ttate. o/esi gn.ed f'ot· i:n.t<:}rc:qnn ecti11g _in_·_t:e-
gra ted· circui:ts ·u-t:i.liz:es a: meta-llized al.umina cer.a111i·c wi=th .l:a.~rer 
., 
. i . 
a :ve.ry. 1ow ind1.ictance grotutd p.lane., ... a:nd_ .an ·up=per meta.l-lized su.rface,, : 
-,·-whic·h .serve.s ·both ·p:ower· dis.t.ri.bution an·a. sign.al :i=n_·:teJ::-con.ne·c·tio.n, fw1-.c--
t:iorts.. Re.liab.ilit.y: of th.i.s circuit depend.s: .on .tJ1e lon.g_ t,.erm :·r.e·.l:ia--
Via hotes: a,te metalliz·ed by an evapo·ration pro:c·e_s.s duriin:g 
•. 
wh.i.ch a 40ooR film- ·of· A11 .i·s ·deposited follow:ed .b·Y an ·e1~ctropl·at:i,n._g 
,.· s-te.p to increa:s:=e, ·the: Au film thickness to meet ·a r.~sistance reqtJit~:-
rn.e.rtt.. It: i.s. pos:sible :fo.r ·a hole with nonuniform -rp~talli-zat_ion to. :h:a\re· 
c#l· i.nitial vi_a hole resistance less than a required value, then ·up.on 
. •. .'?· 
· agi'n.g this resistance wi11 exceed the e~d of life require.ntent. A 
.,..., 
.. critical reliability problem arises in the limiting.case of a hole, · 
I • • •. 0 
\~hich has a short annular plating void covered only by the ·evaporat·e.d-.. : 










_,.,.,, , ... 
.;r· 
-, 
during electroplating. Failure to properly protect the hole with 
• 
photoresist during etching can also lead to excessively thin gold at 
the rim of the hole. 
To detect via holes in the bilevel substrate which have ade-
quately low electrical resistance but short annular defects in the 
metallization each hole is st.bjected to a current pulse of sufficient 
magnitude to destroy, via I 2R heating, excessively thin metallization 
without harm to properly :me·talli zed via holes. 
A quantitative ·h·eat analysis using several ·m(>"de.ls relates 
t .. h·e, overload test parameters of current amplitude and- ·p.Uls_e: width 
req:ui red to op,en. ·a conductor to the conductor's dime·nsions ,and the 
.I 
.ph'ysical properties of: ·the- conductor and substrate·.. ·rhis ru1aly-sis 
-sh.ow·s that. the h~al lq~_-t to the sul?s·trate is nea~J.Y equal to th·.e. h.eat: 
:puJs:~· w-i~th. However, bec:~u.se ·t:h,.e ·puls~: 'Wid.th is s·:h_ort ·the- t·.otal ,. 
·e1')'e:rgy. supplied is ·smaJ~- while the peak: poweri_s larg~~ 
.. 
The minimum acceptable gold thickness in the via hole :was 
~'determined to be 70ooR by extrapolating the results of:-~ hiigh, 
temperature-short duration aging to a room temperature-lo1tg time 
(lifetime) performance . 
• 
An electrical overload test, which utilizes SCR's to ga.-t(f 
.t.l1e current pulses, was developed to assure a mi.nimllll_l. via hole. thick·-
ness. This test· consists of two current: pu1ses of 1 millisecond qura-
" ti:on· with. ·a 1 millisecond interval between the pulses and a magnitude 
o:f··:2-0 an.d· 17 amperes respec;tively. I~ftlte-metallized cross-sectional 
------- --· 
_.,._· 
------- :· ." . -·• 











area, defined by the product of the conductor thickness and the width 
-6 2 
of the circumferential metallization, is less than 5.6 x 10 cm the 
area is destroyed. This cross-sectional area corresponds to a minimum 
thickness of 7000~ assuming the metallization covers the entire wall 
of the via hole. If the circumferential metallization covers less 
0 than 360 of the via hole wall, the current pulse will destroy a 
metallization thickness greater than 7000~. 
Bi level substrates with more than 7000~ of gold throughout 
th·e, via: ·h·o1e that have been overload tested do pass an accelerated 
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The bi level substrate designed fo.r interconnecting inte-
grated circuits utilizes a metallized alwnina ceramic with laser 
drilled holes. The metallized through holes (via holes) establish 
electrical continuity between a metallized back plane, which serves as 
a very low inductance ground plane, and an upper_metallized surface, 
which serves both power distribution and signal interconnect~on func-
tinns. Reliability of this circuit depends on the long tenn relia-
bility of the via hole conductors. 
Via holes are metallized by an e·vaporation process during 
wlli:.·c:,h a: .4000~ film of Au is deposit:ed: followed by an electroplating 
st·e·p t·o increase :the Au fi_lm thickness to meet a .. resistan·ce re·qtrire..; 
me.nt:. It i.S: p .. o.ssib le for a: -hole with nonuni fotrn- metall:i z--at1-"t,n ·to ha\i.e: 
, . 
.· .. . 
·an, in:it:i.al via hole resis.t.anc:e less than a ,re:qui:re:d ·value:, th:en: 1~p,ori 
' 
a:g.ing this resistance. ·wi11 excee,d ··th:e. et1d o_f: Ji·fe reqtri. r.eme.nt. A 
'•: which .h.a-S· a; sh:ort .. c1.n·nu.lar· plating voi:d cove::r~e.d .only b)'· 't"he ,e·va;porated 
.P-
"rnet.·~rJli'Zat:"iQn C4000~, Au). This can b:e .. ca.used. ··by: ent.t~apment of air 
,. qµ.rin·g c1ectroplating. , Failure t:_o p·.r.()p~rly protect· the h·ole with 
pb.ot ores is t during etchin:g· call a.1SQ. J~a.d to. e;;ce·s:s,i·ve·.ly ·thin .. go.ld -a··t 
L,. 
'th:.e rim of the hole-.. 
. . .. 
To ·de-tect. vi~ ·h:Ol~s in the bileve:1· sub·str-a.te: iWh·ich. havre·. ad:.e .... 
-q.u·ately low electrical :r;esistance but short annular d·efe-ct·s in ·the 





. ,. . . ..... t, . . , 
.i 
.-) ,, .. 
• 
) 
magnitude to destroy, via I 2R heating, excessively thin metallization 
without harm to properly metallized via holes. 
A quantitative heat analysis using several models relates 
the everload test parameters of current amplitude and pulse width 
require9 to open a conductor to_the conductor's dimensions and the 
physical properti·es of the conductor and substrate. This analysis 
shows that the heat lost. to the subs·trate is nearly equal to the heat 
generated with feasible ov,erload -parame.'te,rs o·e current amplitude and 
pulse width. However, b.e.cause t:h:e pulse wid,th is short the total 
e.nergy suppli e·.d i:s s·ma..11 whi 1:e. t.he ·p.eak p-ow:er is ... larg_e. 
. . . 
' 
Th:e ':Ini.n-i:inunt a.cc:ept .. ab le· .. gold thi ckn.es..s: .i.n. the _y:La '.hole :was 
det:e.·-tmi;ne·d·: to: .b.e 7·00:0R by ·ex·tr·a:p·o1ating tfre· res-u1 ts of .a 'high: 
. . 
f .lifetime.) :pe·rfbrtnan t·e·,~. 
An ele:c_t:ri.c·al over1:.6.ad·: test, ·w-hi.ch :ut:i:l.ize.s S(jR'S to. :g-at-e 
. 
:th.e curren·t :Puls{~.s..,_: w:as dtl\t.·e.loped to assuti~ a: niinimµm vi·a h.ole t:h_ick..-
ness. Thi.s te-st consis.'ts :of· tw4? current pulses of: l ·mi11-:i~-:~eco·nd ~:1.1:ra-
ti·on: wi·th a, l :mi l.lis econd inte.rval between the pulses and a magnitude 
of 20 and 17 amperes respectively. If the metalliz.ed cross-se·ction~i.:l 
... 
area, defined by the product of the conductor thickness and. the w.idth: 
. . · \ .·· -6 . 2- . · 
of the circumferential metallization, is less than 5.6 x 10 cm:· the· 
area is destroyed. This cross-se·ctional area corre.:s·p6hds to a Iiiiniinum 
... ) . . 
thickness of 7000~ assuming the metallization co\rers the etit.i.·re wall 
' 
of the via hole. If the circumferenti.a:l metalliza.ti:otf cb·vers · less 
.• ll},,,.,.11.'~ •. ;•,,:• 










than 360° of the via hole wall, the current pulse will destroy a 
metallization thickness greater than 7000~. 
Bilevel·substrates with more than 7000R of gold throughout 
the via hole that have been overload tested do pass an accelerated 
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I. INTRODUCf ION 
The complexities of integrated circuits has increased the 
demands on the interconnection of the !C's. The use of a bilevel 
substrate can alleviate many of the design difficulties encountered 
in meeting the stringent electrical requirements of interconnections. 
For example, a bilevel substrate offers (1) a controlled character-
istic impedance of signal lines, (2) a reduced inductance of the 
groW1d circuit, (3) a reduced resistive drop in the ground circuit, 
(4) a reduced signal line cross talk, and 5) increased packing den-
s:ity of I.e .. elements. 
Fo·r thes-e· reasons, -a .b.t.:leve.-l. ::S-tib:St-ra:t~: w-a:s. developed by 
··th.e Bell Telephone Laboratorie.s· ... 
~n: alumina ceramic circuit .bo.ard-. 
Th·e: ·b·ileve:l.. :sub~trate is basica_lly-
The ·alumina. ceramic i.s th·e· cliel.ec--
. - . . . .... -·- . - . . . .. . . ' . ' .· 
:t:ric b·etween th.e metalli-zation on both. -sides o.f th·e. subs-trate. There, . - . . - . . . : . 
' . 
a~te· las·er dri1 le:d· h·ol es· i'n th.e .. subs t-ra·te :Wh-1.ch are: als:o nte.t.al Ii ze-d . 
.. . , ... ' -· -· . . . - . ,· . -· .. . ·• -. ·- - . . . .. ·• . ... . . -. . . . . -·- ···, . .. . .• . - .. : '. - . .... . . ... ; . . .. . . 
__ both paver dist-rib-:ut-.i·on a.nd s_i_gn·al int:ercqnn~ct functi.on:s:. ·Tire: 
........... 
reliability of· the vi·a. ho1e :c~on·dt1.ct6rs "is: J1 .. very· imp,o·r,t·ant··. asp:ec.t :of 
. 
' 
-:th·e ove:t·,1-11 c·i·rcui t'. ·re.. li:abi'.fity. 
. \ " ,, ~-,.~~-:... . .. 
·· The vi'a ·,_ho:.le. res'i,s tanc:~ is not ··(J,f i ts-e.l,f .a :sµf'ff.c.:i..-ent· cri-
terion to assure 1on:g t·e.rm -r-eli·abJ-lity or· "-the. vi,a hole- conductor· . 
.. . . 
initial vi-a ·h.ole ::.re:-si.s.tanc,.e.: less than- tl:te· re.qui,ed· v·a.I-~e~. :then .upon 
·I 
, . 






aging this resistance wi 11 exceed the end of Ii fe requirement. A 
critical reliability problem, as shown in Figure 1, arises in two 
cases of nonunifonn metallization: 1) entrapment of air during elec-
troplating can cause a short annular plating void covered only by the 
evaporated rretallization, as shown in Figure la; and 2) failure to 
properly protect the hole with photoresist during an etching proce-
dure can lead to ·excessively thin gold at the rim of the hole, as 
shown in Figure lb .. 
To gua-r·antee that holes in a manufactured bilevel substrate 
:h,av-e adequate minimum thickness of _g_old to satisfy long-tenn relia-
bi1i ty requirements an electrical .c,\te··rlo.,ad· .-c-u.rrent test was developed 
:"tO . -t the bilev.el ·substr·a.te. This test. can, d.ete:c.t Vi:q. holes in the bi-
Je:ve.1 substr.at:e which have adequately low elec·tri_c-al resis.tanc·e b:.ut 
:sh.ort annu.lar ·de·fects·, in the meta:llizat·ion b.y s .. ubjecting :e:a.ch ht1l·e t:o: 
_ a <;urrent pulse of sufficie.nt rnag.nitude t.o destroy, via 1 2R heating, 
exc:ess.i vely· ·thin meta.J1i zatiott. 
. 
Th-i.s p.aper is .a dis:ct.1.ss . .i:.on· o.f ,an:: .e1ec.tri.-c.-:al test. t.o· ensure 
t.he J_~:Ilg term reliab·i1·it-y· o.f .n~e·talliz·e,d via Jroles: in. th::e biieve.l .s:·ub!-
_$:t-r,at·_e·. Tlre 1s:ign±.·ficar1i.. pa.rt:s :t-o ·b··~ cove::red art~: 1.) a ·q.uan·ti t.ati:ve· 
" l1eat analysis of the· Via hol_e ov·erload test, 2) tli(} experj_me·nt·a_1. 
-- ... " ... ,. 
··~·-· .. 
.• ; (-. -_ •• ,!,""•"' ~,. i 
detennination of t.he werload test conditions, and :3) tl1e tir.cuit 
design of the overload test. . ..... 
II. QUANTITATIVE HEAT ANALYSIS_ 
The purpose of the h~at analysis. o·f t_h .. e. -via h:.Ql.~ \OV(:1:f:Jo.:ad·· 
test is t;o relate the effects of the overload: tes.t p:a~r~m~ters.:, wh.:i.·c·h: 











are the pulse width and amplitude, the via hole conductor dimensions 
and the physical properties of the conductor and substrate, to the 
opening of the via hole conductor. 
A. Model and Theoretical Considerations 
The model used for this analysis is shown in Figure 2. The 
following _assumptions are used to simplify the analysis: 
I) The opening of the gold conductor occurs upon melting. 
Therefore" the heat required to open the conductor consists of the heat 
necessary to raise the gold to the melting temperature plus the heat 
.'Qf :fusion. There are too many variables, mainly a changing area due 
to: n.eCki.ng· ,dow·-.n .. q:f t.:h~- iq1·d,. to .e:xfe:na: ·t.h.e- ana.tysis through to 
2} Th¢· pb)r:s:i.cal p:rope:rti_ .. es. '.te:Jha-in· constant during ·he~t-i.·n·g .. 
fh·e proper·ti·es' as list~d in, ·pf.gure 2 are· _t.h·e average vaiu:e,.s ·o:ve·r th.~ 
t:e'rrip:etature -:range. o.f :104Q 0 c:, .which is the·· ch-ange in t.em.petature-
b.etwee·n th-e ambient temperatµre .. ·an,a: .the 111e.lti·ng -poin:t of .go1d,'\ 
. ..,.l - . 
3:), Th_ e ire ta 11 i z .a ti ·oh sy·s·'tem-.,. ,a1:thc,:ugh it con.sJ, :s ,~ts· of ·:r i -- P.d. - , 
Au, will be as:~umed to be only Au. ty,p.i:c-a..l thickt1e•sse·s: a:re· 1:0oQj, T:i., 
.. 
1000~ Pd, ar1q_ s, ooo ·t-cj· s·-o.·, Ooo·R: Au.: 
.. 
5) No temp:etat·ure, gta:cli .. e·rt·t· exi.s·t th,tPt{gh 'th·e :g:ol.d-
.. • . .. t,, 
thi c~:n:e.s s . ' 




·To.~-r¢· ·a-r:e five· cases ·to: b·e 'Cb.n:s.idered. For' t-h:e.· :n·o los.s 
case:,._ :the he.-at 'generated by th::-e· ele-c,ttic current is :con·stilii~d. byn th ... c 
:~-" 
" ; 
- 6· -~ .. 
:·~-i,.-,r:',, 









metal in increasing its temperature (storing heat). In the four lossy 
cases, the heat loss will be the difference between the heat generated 
by the electric current and the heat stored by the metal. 
1. No Heat Loss Case 
\ 
/ 
.Qgenerated = Qstored 
I 2Rt = c111ll'iT + mLFl 
2 p 11 
I ndT t = 61nd1T (c1~T + LFl) 
,Solving for I, 
I = (2 d2 ./ 0 I ( cl''iT + LFI) l 1/2 
t pl 
2 .: ,flttat Loss Cases 
(lJ 
B'efore starting the· an,ct'l,,,.si:s' the, assumption of considering 
the alumina substrate rather th:an th~:, gold. conductive back plane as 
the heat sink must be justified,. :The ·hea't flow or heat rate by con>~ 
dQ _ kA dT dt- - dn 
The temperature gradient for both the substrate and the 
back plane is the same. Therefore. the product of the th.ermal conduc-
tivity (k) and the area (A) must be compared for both the stlbs trate 
' , . 
' 
and the back plane. 
.··, 





., 10- 3 2 Substrate A2 - ndR.. - 5 .08 X cm_, -
'~.: 
• 0 
k2 - 0.094 watt/cm K -
·I 
A2k2 4.77 X 
-4 0 
- 10 watt-cm/ K 
-






- watt/cm K 
-
-~ 10-S 0 T - l liffl' Alkl - 2.24 X watt-cm/ J< -. -
Alkl 1. 12 10-
4 r /0' T Sµm, - X watt-cm K -
WJ .. ·th the ·back p:lane gold thi.ck-rt.ess v.a~rying between 1 µm to ·5 .:µm th,·e 
-heat flow to the substrate is 4 to 20 times greater tha.n t·o th·e b:a._qk 
plane. 
~. 
Therefore the substrate wil.1 be considered as t·he. f1:ea-t -sink, 
where the temperature gradient and :heat ·flow are in t·he· ra·(iica.I, 
·direction. 
T.he: ·eiX~Ct ~:olt(tj-.on: of a, 't:1>ansi_:ertt: h:ea:t. conduction in two 
·d.1:£:f~re_:nt :rna.t,eri·als: i·nc·iuditig; int:·em:a.l h.ea·t. gen:eration in cylindrical 
co-~q.r-din·a,t·es ·h·as ti.qt peeri found· in t·he 1.ite;rat;ure. Tuer~fore solu-
1:J•:ons of different classical heat trans·fer models will be evaluated 
for quantification of the overload tes-t parameters of pulse width an.c;I. 
amplitude, the via hole conductor dimensions, and the physical -p.ro--
perties of the conductor and substrate, :to tbe opening of the ·via 
hole- conductor .. ., 
2 .1 One dimensional heat conducti·on in unsteady state of·· 
a sudden temperature change at the surface of an infinitely ·thick 
ceramic plate. 










.,_ . ..._ 
-- .---, . . 
•\ 
•• 
. Total heat lost to the substrate 1 
:. 
Q = 2 k2 1rd.e.t. T rt inn; 
Qloss = Qgenerated - Qstored 
... 
2 k211d.e.t.T~ = I
2 Pl 1T:T t - o1ndh (c1 t.T + LFl) 
• 
Solvin_g f.or I 
:(:2J· 
.. 
2-~-2 One- :climensiona.i heat con·d.uction in -uns-t.~~:dy· st·cite :w;itn: 
cpn:sit~:rJt :he-~t: flux at th:e .surface of ~n infinitely t-hick c_e.-tami·c, 
' --:. 




Heat flux (H) is defined as the rate at which heat is trans-
ferred across a surface per unit area per un.i t time. · The heat flux 
. 
lost to the substrate is then the difference between the heat gener-
ated and the heat stored per unit area per unit time. 
·,. 















Qloss Qgenerated Qstored 





2d2 TT T 
(4) 
Equation 3 is derived for a constant heat flux. The de~er-
inined heat flux, equation 4, is a function oft and ~T. In order to 
use equations 3 and 4 to solve for I, it wi 11 be assumed that the 
; _generated heat flux is much greater than the stored heat fl·ux:,: .-th.i:s is. 
, 
the actual case .as is proven later. Then H in equation 4 .wi.11 r.~.p.-:r~-, 
s:ent a cons.tcmt. be·at flux. 
1 2 d·2- 2 -~ c· AT L )" ·7r_·_ .3: -a· :2 .k·--:_·2- : 1.r· ·T'· 1./2 1r - - - t u - . __ ·.C·1· -_ u + F 1· · :_ .. u 
I =: __ .(.·_·::·· . - -· 1 - - . + ~~----. _--. _-- ·i 
t pl 2 pl lrra,2 It . 
(S) 
. c 
2. 3: Heat cortduc-t:io·n i.ri .. ·a cylindrical hole w·t_t:h: ·c:o.n:·stant: 
' heat flux at the st:ib .. strat··e s·ur:face-.. r·h.e surface ternper,rt-u:re is: 
. . by3 g1v1ng , -
2H T = --
1rk2 
CX) • 2 
-a: µ t J ( 1~:e: · 2 · ·) 
0 
where H is defined as before in equation 4, J O and J 1 are Bess el 
·functions of .the first kind, Y
0 
and Y1 are Be·ssel functions of the-













. . .. 
.,: 
~~ 1. 
second kind, a is the radius of the hole andµ is an integrating 
variable 
./ 
Solving for I from equations 4 and 6 
I = ( 2 d 2 T 2 cS 1 ( c 1 LIT + LF 1 ) 
t Pl 
2:. ·4 .One dinterts:i.ortal ·he.a:.t.i.:r1:g, ,of· .. a· th:in ·meta.1 fi:lm on a 




. . c:iq· 
T - ·gg_ {a. t)l/ 2' (1:. + t 2('-niJ n ierfc · · n T } kl , 1. .. 0it n l . .. . . fa1t}l}2 
k :k .. 
, '2: ·1 
- -· ·-
~ .. ·~ 
ffi. = --. -· -----
" k k 
:2 1 ;-: 
-· +· ~ 
:IEq ~ 
I 
ang; wb.ere t:ljle: lhe·a.t · :flux:: '.fBJ is .. d.efin·ed as., o:.e:·for.e .±.rt ~q1;1a.~ :Lon :4 • 
.sq:lvi.ng: for' I from equ.ations 4 an.cl 8 1.: 
·, 
·2 2 2 . ., 
·c·· ·1·J·· 
'• · .. · . 
·c·s:)·. : ' _· ~- -~ .: :· ·: 
·112· 
. I - :{---:1r_· a_. ·_:1_0_:·1_:(_c_J_·Li_.T_: _+_:~_:F_·1._l + .. ··:·. :." 
· J ··C9) 
·t·· :.p··. 















Five equations have been derived for the five classical 
heat transfer models using the stated assumptions. Since the material 
of the substrate (Al 203) and of the conductor (Au) and the dimension 
of the hole (assuming uniform metallization in the hole) have been 
defined there are three variables remaining in the equations. These 
are the two overload test parameters which are the pulse width (t) 
and amplitude (I), and the thickness (1) of the conductor which is to 
, 
be destroyed by this test. The effect of these three variables can 
be observed when the appropriate properties and dimension, Figure 2, 
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-2 I=(3.38xl0 _ 
Equation 9 
1 = (3.38 x 10 
'/ 
.. 
Lossy Case 2 .3 - Constant Heat Flux - Cylindrical ~lole. 






2 S 1/2 -1 1/2 sec 1.185 x 10 · T ec µm ) 
-2- + ---1-------------- amp. 
µm It (- + · E 2(-m)n ierfc T ) 
rr n=l (alt)l/2 
Not.ice that the firs·t·· term in Equations 2, SJ: 7 and 9 is the ,n.o:-_los·s· 
term for the energy to ope"It the conductor; i .. e.-,. the res.ults ·of· 
·equation 1, while the sec:ond term ·1n a11 tJ1e :equat=ions is 'the l·o:s$)' 
' 
thit1k ·of ·the t-ot·.a1 cu:i·rent suppJying two c.omponents. The fi.rst 
=c-o:mp·on·ent is· th:at re:q:uir.e~:l to; melt Cop·enJ- the ctfnd:uc .. t·c)r ·wh±:1..e th:e 
. . . 
. . . -
The three variables· ·remc:1-in:in.g i·n t 1he equations: are two 
'. .., 
o.verload test parameters of t. _and I and t.h·e thickn.ess t. Thus ·t:6 ·· }· 
open a specific thic.kne·ss (T) either t or-- :r ·c.a.n be chosen a-nd th.e-. 
. , 
other determined. ·rhe· initial criterion used was to fix the pu.ls·e.: 
width ~t a value equal to the time which produ_ces a 10% heat, loss 
.. 
from the conductor to the substrate. · One of the· fou~ .lqssy equations 
mus·t be used to determine the pulse width. Po:r :e'ase.: of· calculation, 
•. 
. ; ' 
'. 









the choice can be reduced to equations 2 and 5. Since equations 2 
and Sare nearly equal and case 2.2 more nearly represents the 
actual situation in the via hole as compared to ca~e 2.1, equation S' 
will be used to determine the pulse width. Results of equation 5 
for a gold thickness (1) of 1 µm, and several pulse widths are pre-
sented in Table 1 below. The no loss tennis the current component 
required to open the I µm thick conductor while the lossy tennis 
the current component .. which causes heating in the substrate. 
·.··.···.-·10 
·t-: · .· .. 10~ · ::S:ec-
No.- L_._gs·s T.e:rm 
3 ... 3:8 X 10 8: 
3·. 3.8 X 10.7 
L,ossy T.er:m 
. 6· 5. X 10 
T a·mp •. 
1. 85 X 1·oi4 
:s: ~9.S X 103. 
1:.9:7· x 103: 
.3.· ..• 9 X 1:0_:z 
.4· .•. 02· ~ 101 
--9 10 ·· ,,s.e:c 
10:-··~-
·s· ·e··c·: 
·.- ... · ··:. 
. . _-.3--
'10- · .sec· 
.· 6 3-. 38· ,.·x ..10.· 
.. · .. . . 4 3 :• "3,8 x l:O· · 
3 ... 3·8 X 101 
1'. 58 X 106 
... 5:: 
5. X IO· 
4 
_5:. :x J;O. 
·1. . ··S 8. ·_ x_.:: .1·:0-· .:3 
. . . . . . . .~ 
-
Results of these .ca·lt:ul:a-t·i.o·ns sh-ow: ·that :to :a:,void Pn.y :10.s.s 
of heat to the substrate the ·ov.erload pul.se s·l1oul·d: :be ·a.n, in.qiuls.e, .o·f" 
current, but this is impossible~ 
. . 
The result of these calculations sh-OW th~t if only IQ per-· 
. . 
'.c:ent of the heat required to open the hole is lost to the subs·t:rate, 
... ~-g 
the theoretical pulse width required is then in the range of 10· · to 
-8 10 . seconds, and the corresponding current amplitude is in :th-e Oitder'' 
:·2: :x 10~ to 6 x 103 amperes . Both the puls-e width and c~:reitt arnpli-
tu=de ~.re __ ph.ysically unattainable. These calculations irtdic·ate that 
14 
.. ,,.. 






the amount of heat lost to the substrate will be larger than that 
required to open the via hole (without loss) with rcasonal)le overload 
parameters of current amplitude and pulse width. The pulse width 
-3 
chosen was 10 seconds because it was easily achieved. 
,... 
A comparison of the four lossy cases will be made to deter-
mine the magnitude of the required current to open a 1 µm gold thick-
ness with the pulse width fixed at 1 millisecond, see_ Table 2, below. 
In all four cases with t = 10- 3 sec, the lossy term is dominant. The 
required current for cases 2·.1, 2.2 and 2.4 was calculated using 
equations 2, 5 and 9, respectively. The required current for case 
·2. 3 was detennined numerically with the use of Figure 1 of Lardner 
. . 5 




•'. . .. 
' . ' . ·- ·. 
Requi r.ecl Current: -(I]: 
2_.:1 One: =dimens·iot1a.J ,· _co.n·s-t:a.rr.t· :su:rfa-c_e t.·emperature 
.,,.. 
·2-_· __ =2 
.-. . . Otte -dimerisi-onal ~- co.n.s t_-a1rt n:e~.t £.l-ux-
2-.-:3 .Cylindrical, G:on.st_a.nt- :he~t -flux 
2.4 One dimensio.na.1) :constan·t heat ·fJ-ux:: 
4S .-2- :amps 
40 .. 2· amps 
44. B amp$' 
40 .1 amps--
:2.1_. This is· expected since the·h,eat loss i-s propdrt1.orta.l t--o th-e 
' - ' : 
temperature gradient and the- temperature gradient is g:reate-r with -a. 
constant surface temperature than with a constant heat flux. Also 









larger Heat loss than the one dimensional case, 2.2. 1nis can be 
accounted for as an increase in area with an increase in penetration 
depth of the cylindrical geometry. Now comparing the two one dimen-
sional cases with constant heat flux, 2.2 and 2.4, the required cur-
rent is nearly equal although the solutions are derived from two 
different approaches. In case 2 .2 the heat loss to the substrate is 
• 
a function of the thermal properties of the substrate whereas in 
. ~ 
:case 2 .·4,. :th:e· loss is a function of the thermal properties of the 
thin. go-Id :film·. 
The: .ef.fe·c.ts..- ·'.of t_he hole conductor d:i,.mension·s _o,n· the :cur--
.re?nt req:u.i.re.d. to c::a:tis-e .an: opening of the condu.c.t:or can now·be dis~ 
cus:se·a... S.-irtce: :th.e lossy term- is: _d.omin·ant,. with t - 10- 3 seconds,. 
this te:rJn i:n eqµati:ons 2·, .5, 7 an·d 9 wiJI be. discus-s.e·d:.. Tb:e required 
the coridu·:ctor :does- n:o·t app:ea:r i:n either :of th.e·· te::rms in an:y .o··r the 
·e:quati.on=s . 
The; .. analysis·· of th·e ·fo .. ur :I·oss.·y .cases:: ·yi el.d S::imilar re-s:uJ·ts 
-3· 
·with. the~ pu.ls.e ·width, t = 10: · · se·co:nds. Tixere'.fo.'re Jimi ts c·an= ··b··e, .. 
, 
placed on: the required curre:nt to' open.: the via hole conduct.or using 
the no loss .case, equation 1, -fQ:r· tlJ:e low.er limit and the one dimen-
sional constant heat flux lossy ca~:e-, ·equation 5 for the maximum 
limit.· A plot of th_ese calculations is shown in Figu!e 3. 
o· 






III. EXPERIMEN'I'AL DE1'E~1INA1'ION OF T~1E OVl:RLOAD TEST CONDI'J'IONS 
A res t1 l t of th c qua n t i t at i vc h cat an a I y s i s , w i th th e p u 1 s e 
width set to 10-3 seconds, has placed limits on the current required 
to open the via hole conductor, as shown in Figure 3. The experi-
mental determination of the current amplitude of the overload test 
consisted of 1) generating an empirical curve of the current 
.,. 
required to open a via hole metallization versus the gold thickness 
in the via hole, and 2) detennining the minimum reliable thickness 
of metallization in the via hole. 
The procedure for the empirical determination of t.he.current 
.anrplitude of th.e .overload tes·t as a function of via hole gold thick-
·ness consisted. qf: sample preparation, .. ,ove·rload tes,ti·ng and determining 




t.hic.k·nes·s was a;djust~d by va:rying ·b.oth :the -amo·.u-nt :.or _go1d d.e_p.os.ite:d· ,.-. 
,ditri.n:g ·evaporation. and p_.y varying· the 1.engt-h of time In .electro-
:pla.t.:ing_. Thes:e -sa-mpI~-$ :we.re then stµJjetted to the ov:erlo.ad test ... 
·rn.e p.ul~re: wi.-:q:th o-f t:~·e ov;erl.oad ·t:es. t w:as s·et': at l ·mi 1.lis:ec.o·nd_.., .as: Gwas 
dis.-:Cu!:ised·. previ.ously~, while: t·h:e cur·rent arnpJi·tt.1.de: wa.s adjusted tin:t.il 
:appro~xima·t·ely ,80·%: of :the hol:es tested ·on a given substrate ·we1te des~ 
·troyed-. 
. . 
The reason fo.r de.straying a· large number of hol.~s w~s: oas,ed· 
:on:. the, thesis that a thickness .distribution exists., ~d t·h-1~ distrj,,-
·.•. . • .. ,f'<,: 
.. • -
·bution would be skew:ed· toward the lower thicknesses.. :Theref·ore by 










thickness which would make the determination of the gold thickness 
easier. After being overload tested the metal Ii zed substrates were 
cross sectioned for examination by scanning electron microscopy. 
Scanning electron micrographs of two holes which were des-
troyed by the overload test are shown in Figure 4. The thickness of 
the metallization of the hole shown in Figure 4a is less than the 
• /' 
critical thickness for the entire length of the hole. The metal Ii za-
tion in the hole shown in Figure 4b, however, had a thickness less 
than the critical thickness for only abo.ut 2/3 of ·its length. Micro-
graphs of a hole in the same substrate from which the above two holes .. 
were taken arc shown at two different magnifications in Figure S. 
' 
:r·hi·s :h.ole passed the overload· ·test. A. gold thicl<ness of soooR was 
:·meas-t1re.-d: from the lOK :magnification ·mic.rQg.rap·h,. 
·The ·empi.ti cal curve is b·etween t11.e. minimwn and. ma.x:i,:r1run1 limits deter··~· 
m.i.ne.d ·from eq i.Liti,oits l ·ah.d. .s . th.i.s empi ric .. al ·cµrve brackets th:e. 
:r·csu1.t of· tw·o· fa·cto·rs. First,. the thicknesses measured from micro:.;.;; 
graph·s. of ·via .. h:o1es not destroyed by the overload test m4$t: 'tr~ equail: 
t·.O:.or g·reat .. e· .. r·than the.thickness.es destroyed by the te·st. Se.cond., 
th·e:· op:erting o.f· t.he via hole co.rtduc·ti.or is :-a ·f.un·ctio.n not only of con.--· 
1 . 




evaporated golg ·metallization .. ; i .·e .•. t·h.e an1oun·t of :metalli,z.ati<in a1~0UI1d·: 
l ·s· .. -: ... : ~ :! 
_¢: 
·i· 
.._ ., .... 
the perimeter of the via hole. Both of these factors are a result of 
the nonuniformity of evaporated metallization in the via hole. The 
nonun i fo 11n i ty in evapora tcd meta 11 i za ti on could also accoW1 t for the 
discrepancy between the theoretical lossy curve and the upper empir-
ical curve. This can be supported since it is known that as the 
metallization thickness is increased by plating, the metallization 
within the hole becomes very W1iform. This is shown in Figure 6 
where the empirical curve approaches the lossy curve as the metal 
thickness is increased. The upper empirical curve then represents· 
the mi ninrum uni form thickness, ·with 360 ° coverage, which wi 11 be des -
troyed by the overload test. If the circumferential m·eta_.llization: 
covers Je:s.·$ 'than. 360° of the via hole ·w.all_, t.hen .the .c_:u:rre·.nt: p:iils.e 
wi 11.. 4est~oy· cI:• ·g:r.e.a:ter thickness of me-t:a.1-'li:za:ti-on-.. · 
:The tot::aJ .eJ1ergy applied t·o a s:ub:s·tra-te. ·to. ·ope:n, ~ .l iim. t·hick 
:; ... ~{ 
tmi:fo,rm vi-.a ho:le µs·tng the resu'.1ts .of JJigure 6 .is S· •. 2. :>c. :10 · j:o.ules. 
the: to·ta1. ene:r.gy is small w.h.ile the _peak: powe.r· is la.rg:~ .a·t S.2 w~tt.s. 
·rh:e- C.Ul'rerJt --th:i<:1<n~.s.s· curve of· Figure :6., ·±-s. a furJGt-.i.on ·of 
.tFre· puls·e width.,, t-.:~ :as ir>;:dicate·d J1revious ly. Th·e· tj.m~ 11ec·e$s:a:ry. t·:o· 
open a: ·via hole, a-ss.µmi:ng the curren.t amplitude is constant,. :t!, :de-
pend'ent on. the .. are·a of ·metallization normal to t·h:·e le:ngth: o:f· t.fi.e vi:a . 
. hole~ Tf1e .c-urre:nt. p.ulse through th.e via hole ·Wa'5, mQ'IJ.;it,9,:r~d ·to 
·· observe :wh .. e:n ·tire 111eta,llization was opene·d. · Th:..~.: wa.v~:fo·rJIIB. .of the C'U'r,... 
... 
rent pu·l,s.e tjJrot.rgJ1 -fQur v.ia ·holes are show.n in .. F:tgt1re 7·:· · T·ne wide·~t 
]?.Uis·e did: n-ot :open the· ·Via ho.le but the othe·r-' three: .h.o,I.e·s: w~re. op,~hed 
_.,, ··,~ '!'~; 












as indicated by an early turn off time and subsequent arcing. The 
shortest pulse width corresponds to a via hole with the smallest area 
of metallization. 
In the development of the overload test, a problem emerged 
over the shape of the overload current pulse. The overload current 
pulse had an overshoot at the trailing edge which was inherent to the 
overload circuitry. The overshoot amplitude was approximately 40% 
greater than the test current amplitude and the pulse width of this 
overshoot was about 20 µ seconds. The consequence of this overshoot 
was to cause many via holes to open on this sudden surge of energy. 
The overshoot was reduced with a circuit modification, as will be 
di-~cussed lat~·T:, _s;q :th:e: ·o·verload test could be more easily specified 
. . 
.wl th:out c_.o·ns_i:dering th·e .e:ffects of th:~ :_overshoor. 
A phenomenon ·of t:h~ overloa.<l te_st wa-s op:s.-~.rve~: :w·h-~r~J-IJ :it -is . 
. • . . ._. . 
p_u.1-s.e t_est:i.11g s·cheme :· . Th1·s. phenomenon oc·c:urs b.:ecaus.·~- J:h~r~ ·e·.xfsts·: a 
tb·.±c:knes·~- (actµatly ru;i a:re:a}; -sli ghtiy gr.·ea:t-er than th~ orte tha~. ,::is-
t.J1.e cu .. r.re.11t.: c~ci.$ e_s. ·th:± s ar.ea is .de:£ormed. :due to n eck:i-itg- upo:tr 
' . . 
~1:tJ.;n:g re·st~lt.i-ng. in a smaller area up-on .coo-1.irig~ This sma.11:er are·a 
>on a ·s.µbseq·uent test will be destroyed. This phenome11on re.s'u1ts iti 
the overload test bei~g- a. potentially des true ti ve· test-. th·e :,p·ro·ce-~ 
dure of eliminating ·th:is reduced area is to test the· ·via. h·ole ·w:ith a 
second current pu ..lse which would destroy, this .r¢dut.e.d ar.ea .but ·,would 
~: 






.. :· __ · .. :., ... ~ ..... ·-
• 
not defonn any other areas. The amplitude of the second pur·se was 
detennined to be between 80 and 90% of the first pulse. The time 
between pulses should be greater than 1 millisecond to avoid any heat 
accumulation in the conductor. Figt1re 8 shows an example where this 
two current pulse program caused five holes to open in the first 
pulse and one hole to open on the second pulse. A few hundred via 
holes which had passed this two pulse overload test were subjected to 
repetitive overload testing of 10 pulses at the second pulse ampli-
tude without having one via hole fail. 
After having determined the overload test :pro·cedures of tw:O-
current pulses, reducing the current overshoot and ha.ving deterinined 
a current_-thickness curve, the: minimum acceptable thickness of· metal~ 
1ization in the via hole: :nnis-·t be .de_··t.etmi,n.ed s_o th·a·t: th.e. overlo'ad. t:es:t 
- ' . . . 
cµ::rrent amplitude cou.ld b·e chosen .. 
--a1J11~: th .. ic·knes:s_ is complicated 'by :two, -fac·t:ors:-. They a-r.e:: Cl)· d:iffi ... 
cuJ·ty' ._in .coating :a. ·-via:--h:ole- :uni_formly with. Ie·ss: th-an 7-~o;o:Oi 'v 10:,:000:R: 
.:· 
film. thick.nes.s of le.s·s 'th:an 7oooi 'v- ·1:0:,.0ooi: in the' h·o._l·e .. Th-ere.fore . . , 
k 
.-c, 
about 7oooR o.f· Au :w:a-s: the minimum ·thick.ttess fo.t whic,h. :t:he rel ia-. 
bility o:f a via--,h.ole conductor could be e·xperi-men_ta-lly ,dete:rmin.e_d· •. 
·the ·rninimwn· reliable thickness was a·e·.t:e--rmi,n~.d by agitJg 
:,5.:· ·s:ubstrates with a respective gold thickness o.f 7000:, :s-ooo·. and 
- -~ .;j) 
· .12,oooR (the gold was in -each cas·e deposited on, top of 100.0& T:i· a.n,d· 
_:_ : . :-- -~.:__-:-_ ,- .. . . -·, 







.... ,1 • 
• 
1000R Pd). The gold thickness in the via-holes was determined from 
scanning electron micrographs (10,000X magnification) of the cross 
sections of the gold film as was shown in Figure Sb. 
The gold film thickness in via-holes can be estimated from 
the via-hole resistance assuming a unifom film coverage in the hole. 
The estimated thicknesses are listed in Table 3 below together with 
the film thicknesses on the substrate surface estimated from the 
sheet resistance measurement and the film thickness measured on the 
-·· ... 
SEM. The agreement between the calculated values of gold film th.ic:J<-, 
ness and the measured values is good. Table- :3· also shows th.at ·th·e. 
gold tends to be somewhat thinner in: th·e Vi~--hole than on th·e :s.ub-
~t.ra.te s:ur-fa·ce. This is reas;onab.le sinc·e 'Sha·d-owin·g cJ:uring· ev?.p.Qra:tto.n· 
leads t:o ·a :t·h.i.011--~r gold .film ins:i.de the- ho.I:¢, .. 
. :G.014.- Thic:k:ness: 
. ,, 
On ·tt:i.e Surf ace* Tri :the Via.-Hol ~*'·*· 






Determir1:e·d: fr.om, sheet resis:tanc,e. 
** 
7 -·oooR , . . . 
8,.000~ 
12, 000~ 
Determined from via-hole ·resistance. 
*** Direct-_ reading from SEM photomicrographs . 
.. 
. .. 
... · .. 
' 
T·n t·he Vi·a--Hol e*** 
,.. . '·· . ... . ' ... · ... 
71'.ooo·i 
~,000~ 
1. i ,cro .. ol 
. . 




The via hole resistance was measured with a four-point 
probe test set. The nt.UT1ber of holes tested in a substrate is indi-
cated in Table 4. 
These samples were aged in air at 3S0°C for 124 hours or 
137 hours. The via-hole resistances before and after the aging 
treatments are tabulated in Table 4. 
TABLE 4 
. . ' ... Q. -~. ·· .• Via-Hole Resistanc·.es Before111and A_fte.Jt Ag1.ng at. -.JSO .c.- _in }\1.1; 
Time Via-Hole Resistance (n) 
Min. Ave. Max. 









Srunpl .. e No··. :6--19-70~A8 (43· Holes) 
O:: -Hrs·. 
12:4 Hrs .. 
0 .i0:21 
0 .. 021. 
0 .-0~27 
o. .• 034 
o·.0.4·.3: 
:o· .os·6 
SampJ.e ... No~ 7·-lS ~-.7()~.B4 (SO. ffo1 e-s) 
0 Hrs. 
137· :Hrs. 
0 .. 0:1 i 
0 . .CJI.i 
·.. ' . - .... 
S:ainJ>le 7-~15-70-B4. 
·o .• 0.1.s· 
.o .. ·o.z:3 
iQ:.0:22· 
0 •. 04"3 
,. 
Inc·rease in Ave. 
v.±·a--Hol e Res is ta~ce 
.. 
49 .. ~ 
. .: 0 
s:3%· 
If a single thermally activated inech·an·isin. for conductor 
film: deterioration i-s assumed., and if a reasonable value of activa-
,. 
~-
.. .-. ''."" 
"" 
tion energy for this mechanism (say 0.5 eV) is assl.DTled, then one can 
extrapolate the result of a high temperature-short time test to a 
6 
room temperature-long (life) time performance. In this time-
temperature equivalent method, 7 ' 8 40 years.at 60°C is equivalent to 
100 hours at 3S0°c assuming an activation energy of 0.5 eV. Thus 
within the limits of the above assumptions, the via-hole resistance 
increase during the lifetime of the circuit should be less than that 
observed in the extrapolation from the accelerated aging experiment. 
The results from the three test samples indicated that even for a 
via-hole Au film thickness as low as 7000R, the resistance increase 
is less than a factor of 2 (0.05'2n/0.03Sn = 1.-.SJ. Therefore, if a 
nun1mum thickness of·7o.ooi is sp.~cified, tn.e end-~of-life (40.yea:i-) 
resistance wi-11 be less. t·h-.an ·tw-:i:.ce th.e initia.J :res.i,st.an .. ce. -Ho\Ve_ver, 
t'.his does me.an' ·tftat. t·h·,e via--.hole .re .. sis··tanc-:~, r~qu;,i._.recl.. on: t.he. ,tnitia1Jy 
I 
. 
·1:rtan.·u:"t·act·u1:·ed· b.ile1r~l s•ubs·tra.te= _mu~t b·e le·s_s· .t:ha.n. :o .6:7 q_f the en.c;l- of: 
f life :re. .. ~·istance va.lue to i-ns:ure reiiabi:li.ty of· th.,e via.- hole. 
:,.::·: 
The. :7.o·ooR ._Au fi, im· tht ckJ1ess. was ·~cc:ep·ted :.as tJi.:e .. mi:.nimtim -A·Q. 
t;"hi.·c:Jcne's:s J:n th.e· 'Vi'i1_ ·h.01.·e b=ecaJJS·.e· qf. t}i.e fol low-i.n:g': th:re::e: fa_c:tors . 
TJi.~)' ~re.:. .-1) :_O:f th .. ~ s·pinpJe.s 11 f'e tes teci-, ·· 11:0.n~ qf t.h.e- hoJ:·es :o.p·en-e,d; .. 
. 
i ... ,e. the v':i..a hole· res:istru1ce di·d not exceed 1 KQ.. 2) the 1nc:re·a-s~ j:.n 
vl:a. ho.I.e- ·re:s:.is-t.ance of all the samples due to a.gi.:11g was .a.pp.rox.irriately· 
·the s·.aJne.. 3) Film thi cknes"s es less than 70ooi, in the via ·hole ·we--~te. 
,F 
very nonuniform and the reliability ·of these .fi.lms· ·was un:attairtable-. 
0 
' ~ 
Now ~;t1-at-, ·the minimum acceptable thickness of· metallization 







values of the overload test can be dctennined with the use of 
Figure 6. 1~hc first current pulse amplitude should be 20 amperes 
while the second current J)Ulsc an1plitudc should be 85% of the first 
pulse or 17 amperes. 
The final consideration was t.o determine the effects of the 
overload test on long term reliability of the via hole conductor. To 
insure that the current pulse overload test did n~t de-grade via holes. 
with more than the minimum required thickness of metal, several bi-
level substrates that had been overload tested were subjected to ac-
o celerated aging at 350 C for 140 hours. The increased resistance of 
-metal films in th·e via .holes in these substrates was no more than 
that observed fo·t ··the- untested substrates with comparable_ gold thick-: 
ness in the vi~ ,h.ole, indicating that the overload t~st had no adve·.r·se: 
.effec.t on :the- via: :hole con.d,uctor . . . · .,·. . .. . ' 
.• . '·, . ..• 
DE·SICN :o.F 1BE. VIA· HOLE OVERLOAD TE:S.T s:Et .. . . . . . ... 
-_ . . . . . . 
. . 
. 1.v·. 
Th:e cl:pproach tak-en· was t_o use a sil'icoti contr.o.1.1-ed -re·cti~ 
A. Basic SCR DC SwitciJ. 
mirta1s - aijode, cathode and: conttol gat:~· .. &sumi))g· zero .voltage I. . 











• : ):·:' ~:_;·r-: ~:i·!' 
_.,· ... : 
. i .. 
f 
applying a positive voltage to the control gate with.sufficient cur-
rent to fon,;ard bias the junctjon. Once in saturation the a11o<lc 
current is limited only by the external circuit. Once "the gate has 
been used to trigger the SCR into conduction the gate loses control, 
and the only irethod of turning conduction off is to reduce the anode 
current below the holding current level. This can be achieved by 
either opening the anode circuit or reversing the anode to cathode 
voltage. 
The basic SCR DC s.witch 9 is shown in Figure 9-. Resistors 
R1 and R2 .a·re chosen for the desired currents. The capacitor C is 
used to reverse bias the SCR's, one at a time, to tu.rn. them off. 
Assume sc.R1 ·has been turned on and SCR2 is in the ':'of:P,r state. The 
.. 
anode of SC:R1 is at a low voltage while ~.ne a.n:oa·e. o,f· -sc,R2 ,is: .at th·e 
source vo·lt.age sin.ce s·CR'2. is. of.£ and th·er·e. is ·n·.o voltage .d.rop across 
.R: .• 
·.2· ··Thus· the s:ourc:tt vol-titge i.s .~rcr.o.ss ·the ·cap.ac.itor ,C having a . . . 
p.:ol .. a.tity .<Y~ mi.titis (-) ,at SCR1 a.n:ei :plus (+J a.t .S.CR2• Thi:s d-c cond.:L-
tion. o.£ SCR1 ·cqridu~t:i~·;g: ~nd SCR.2 .ntjn·co.nd:uc·tin.·g:· wil.l ~x.:f.s:'t t1nt.i1 s·cJ{2. 
i:s tttrned: .oo.. t·'1-ow· as·s1.:1111e thqt the voltage appiied to ·the gat.e= of 
P'. 
SCR1 is zero while. ·a :p.o.si:ti.ve pu·lse· is applied: to ·tlJ~ gate of SC'R2 
which turn . .s· scR2.: on~ At this poit1t·· bo't.h s:c·R.,:·s ar~ .con.d:µGtiJ1g~ oµ.t; .~s 
.. 
soon as $CR2 :ts turned on the voltage acroS's 'the Capacitor C, which 
is eC{ual to the Source voltage, revers:_ biases §~1 thus turning ·$cR1 
off. Now SCR2 is, on and_?GR.;r is o.ff and the Capacitor charges to the 
value of tbe soµr,c.e vo1t:a:ge with t:he :POla.rity o··f plus (+J at the 
anode of SCR1 an(l :minllS (~) at the aJlode 6£ SCR2. 'fhis condition t ; 
' 
.. 
. . ' 
I 
will exist until SCR1 is turned on; then the voltage across the capa-
citor would reverse bins SCf{2 , turning it off. This discussion 
explains \vhy the SCR D-C S\aJitch utilizes two SCR's and a capacitor to 
produce a current of a fixed duration through both of the resistors. 
To control the operation of the SCR D-C switch both SCR's 
cannot conduct at the same time except for the transition time while 
each SCR changes state. There are two conditions that must be 
observed so that both SCR's don't remain in the "on" state, for once 
they both remain "on" the only method for resetting the ·off-on opera-
tion is to t1trti th·e supply voltage off. The two conditions to be 
ob.-setved ar·e:· .1J both gate signals cannot be positive at the s:ame. 
. ' 
:t·ime, ah:d. 2.) th:~, time constants R1 C and R2c rnus-t be ·p.rope)?·ly limit:--e·d. 
iti ·va.lue: .. :F:or ·the first condition if both gates are tµrn:-e·d on wh:e.n 
• 
t:h:e. re-vers·ing vo1t:ag:~· .of the capacitor forward bias·.es t.he s·CR-., t'h~ 
SCR :wi 11 remain on. N·pw both- SCR'.s are conducting_ and. control of tlle 
circuit is- .1:o$t._. T'o avc:,-id t.:hi:s- si·tu~ti.on, th.e c·ontro.lli-:n·g ·pllls·es· t,'o 
' ·. 
For .. th,e s:Elt_ .. ond c,ond'it_·ion ,. ·the :m.i-rtimu:m time con~ 
stant is d~:t-ermi-ne:d. by· :th·e .nt·urn. off time",-_ t: ·f·.··f·.·, sp.e.c·ified fbr ·the· 0. ' 
SCR. The t.u:rn -o·ff ti.m.e•: (s·ee·· Figure: IOJ is· ,de·fine.:d as .th.e mi11i:mum. 
time in-t·e•rva~ b.etw·t~-en -zer·o· ·c.u:t.rerit {_th.e i·:nstant th-e· S:C:R ·is ·tevers·.:~d· 
0 
biased) and the t'i-me. ·bf :re·-applic-at:ion of· :a. fo.rward- b.iasi;n·g ... an·od··e-, 
•-.. -.. 
cathode voltag·e und'.er SJ>ecified· ·condit.i·ons: .which wi.1,1 ~a.use ·t·:he· 
device t-o :re.ma•in i:11 th,e off s·tate afte.t having· b.een,: .i.-n ·the· on---s·--ta te. 
-~ . 
.. f: -~··· ::·, , .... 
:..:. '. --,~ 
. ' 








10. At t = o SCRl is reversed biased to -V after having been in the 
on state. The volt age across SCRl changes exponential to +V. The 
minimum time between t - o and the time \vhcn the voltage across SCRl 
reaches zero volts while still keeping SCRl in the off state is the 
turn off time. Thus, if the SCR is in the "on" state and the 
reversing voltage across the SCR reaches zero volts a time interval 
greater than the turn off time, the SCR will be in the off state, 
but if the reversing voltage across the SCR reaches zero volts in a 
time interval les.s: than the turn off time, the SCR will remain in 
the on stat.e.. To ca.1:Gula:te the minimum time constant, 1, involves 
·talculat·.in:g th.:e time ·.c;9:ns·tant necessary for the voltage to reach zero 
Volts in the time equal to toff as the capacitor charges from -V to ) 
; 
+V·,. :where: ·v :~qua-.1.~ the supply volta_ge·, Fig-µre 10. 
T-he min:i_:mµm time const·apt i·~ J .. 45 times. t.o.:ff:• Th.:e maxi.nJUJ)l 
t·ime· co.nstan.t :~-s .qe·t.errn1n~:d: py· ·toe .. P~<riod: o;f .. time the SC.R i.s on . 
. .. ' . 
.. pu:ri~1g- t}vis ''on" time ~he capa~lto:r mu.s<t t~verse :p·oJarit,:y., -~ cha:p.g~:-
i.-n voltcige of twice th,:l soqr.ce -vo-Jtage·. If 1 ... :eq.· .. ·.ua. 1 1 ... / .. 3 P· .. e.r .. i. o_.··.d· 
···· · ma,.x · 
. . 
th..e SCR i-s on, the capacit:.or volt a·ge wi lJ :charge to 9:0% of th.e soµ:7;ce; 
voJt.a·ge .. I:f th-e vo.J'ta-g:e to .w:htG.h. t:he. 'C'~p;;icitor-· :c,'.hc1rg·e:"s is to·o 1:ow· 
Cs.ay T > J/·.2 ,pertocl}, t·hen the. vo.ltage t9 .:r~ver:s~. bias. the: s·c:E.. 
reach:es zer.o ·Voltage i11. a tijne Ie·ss than t .·f··.f· .· and the- sc.R: .wtll remait1 
- . .... . ;·. o .. · . 






8. Bilevel Via Hole Overload Prototype 
The SCR D-C s\,;i tch was selected to provide the high current 
pulse for the bi level overload test because both the ampl itudc and 
p u 1 s c w i d th can b c con t ro 1 l e d i n d c J) c n den t 1 y . Th e p rot o t yp C' t es t s ct 
was designed with a common plate for electrical contact to the back 
plane of the metallized bilevel substrate and a hand probe to make 
electrical contact to the metallized pads on the front side of the 
bilevel substrate. The via hole to be tested was placed in series l 
' 
with SCR1 , Figure 11, which is normally in the "off'' state whi 1 e SCR2 
is in the "on" state. The test cycle is initiated and SCR1 conducts 
·for 1 millisecond then i,s. sw·itched back to the "off'' state. The 
amplitude o·f the over:loa·d: current can ·be cont.ro:1-led by adj us ting 
either th.e ·so.i.itce :vo·Jtag.e or· :th.e resistan:c.e, R1 , in series with the 
yi a :ho 1 e' ... ·th·,_e. d·urat::i>o.n :o_{. ·t.h e: otte·r:1 oa_d: :curr.e·nt: :pulse is <;::ont ro 11 ed 
:adjusted by ·var_ying the time bet.ween· turning SC .. R1 ·t'on1' and ·tµ·rntng 
The 
.- . ' · .. , 
hole was tes:te:d. R3 w:as:· _ad-ci:ed: ·s_o. that the capaci·tot f,s 'charg.e:d- ·to 
:t:h.¢: -.sou·r.c.e: voltag·e: to· avo·i._d c.trc_ing at the via .h9Ie ,when . .th.e prob~-
fi . rs t 1not1k:cs tonta·c.t t.o th·e1 m~:rt.c1:lli zed pad. 
Figure 11 contains the :a.c.tua.I values and calcu.lat:fo.n.$ lJS{~d i::n t··h-·.e 
JJrototype overload test· -set_: .. 








1. Power Supply for the SCR D-C switch should provide sufficient 
voltage and current. The required voltage of the supply is deter-
mined by the required current through the via hole and the value 
of resistance R1. The minimu1n current of the power supply can be 
detcrn1ined from R2 and the source voltage. The minimum current 
limit can only be used if the power supply has a slow transient 
response time to large current surges. For example, the prototype 
circuit takes 1 ampere for nearly 100% of the duty cycle while it 
takes 20 amperes for l millisecond. Therefore the transient 
response time of the power supply should be greater than 10 mi 11:_t . .,.t 
seconds. If the supply has a fast transient response time the 
·r·equi red current should be equal to t-he _c·ur.renJ: 'th:rou:gl1= ·the· via. 
hole . 
. 2 . SC R. .Rating .:· 
SCR2 , lt need nbt ex:ceed the .current: t!J.rough the via hole 
.. 
s·:ittce, ·the d:ut:-y cyc .. le of sc.R1 i:s v~:ry smp.1 l-~-
Tu.;rn: -off time:, toff' must lie known .fo:r :determining :·fh,e: ·v:a1:ue 
of the capacitor, C. The turn c,,ff t.iJfie sh-ould: .b.e S·mal 1,. -say 
::ie·s:'s. than 15 ·µ seconds. ;., 1i·-. j. 
3,':. C..ontFol. c.ircui t for turning the S:C:ir':s :w•.o.n.'·-' •. -A. :1<.nowledge of the .. 
,.. 
_giate trtggering specifications. o.f the s·cR is necessary so th~ :pro·-
. 





4·. Determination of R1 , R2 , C. , 
R 1 d ct c r1n i n cs th c an1 p 1 i t ud e of th e current p u 1 s c, w h i 1 c C is 
determined from the value of toff and R1 . The minintum value of 
C is used so the ma.ximwn value of R2 can be used to obtain the 
minimum current through SCR2 • R2 is determined from the value of 
C and the ti me period for \vhi ch SCR1 is on. 
5. The value of R3 was determined from the R3C time constant so that 
C is fully charged in the period of time between testing two via 
holes. 
C. Discussion 
Th:e :current pulse for the via hol~- .·t·rom the SCR D-C switch 
is. ·,show:rt in FiguFe 12a. , The overshoot a-t. th.e trailing edge of the 
·pulse is. due to the ~-h-~-rgi_ng of the capc3:-~it:or, C. This overshoot is 
un:d~:sirable from. an. appltcati.on. st_a:ndpoi.n.t and was r:ed·uce_d': By· :a .cit.--
:cuit modi·£1c9-t:-i_Qrt". ·Th .. e modi.f:i.ed SC-R.- .D_-c: ,s.wit.ch. :p,ro·du.ced a cu:tr.en:t 
The· mo,dificati.c1r1 
... . . . . . . 
o.f· th:.e·- :S:C·R .o-.c· swit·ch., as. ,-shP\'.fn i.n ·Figure 1·3,. was a.ccbJrtp.lished: by pro .. -· . 
. · . .. . . 
. 
vidi_ng a_ low.er :resistance· p,a.th- .. for :ch:argi:ng :the .tt1pa.citor dµri.ng t-lre 
··t 
turnoff time on. S'.C·R1. · ... Th·e third: SCR (:# 3) is tu:rn e4 ·on at t:h e s.aJD;e· tJrne 
SCR2 is. ·turne:_d: on,.- SCR3 __ ,i_s· tur11e·d o'f.-f :wh·:en ·th:-e v9~tag-~ :a~t ..os,s R1 
dttcrea-S.tis to z-.ert>: -·volts,·· ·±,. e: .. whe_ ·n- t:he SC,R_._:··1·._._·· i·s __ :· c:,ff .• _ A dlod:e .. ,. D . , t:s .. . .. ·1 
nece·:ssary betwe.e-r1 th.e -··,gat·es. o_f SCJ{2 an-d SC.R3 in :_ordeCJ~~ to-: 1:±rnit l·e.ak-
.:_age current .thr~u-~h the \tia ho,.i·e under ·test. 









amplitude of the second pulse should be less than that of the first. 
' 
There arc two methods of obtaining a second current pulse of lower 
amplitude than the first: 1) the power supply can be progranuned to 
decrease its voltage, and 2) the resistance in series with the via 
hole could be increased. The choice of methods depends on the 
sequence of testing the via holes. Since the minimum time between 
pulses was sought and remote programming of the power supply required 
approximately 100 milliseconds to stabilize the new voltage level, the 
second method was chosen. To accomplish this two SCR.0-C switches 
share the same via hole to .be tested, as shown in Figure 14. SCR's 
1 and 3 produce the :first current pulse of 20 amperes while SCR 's 2 
and 4 produce the second current pulse of 17 amperes. The second 
pulse amplitude is adjusted by the 10n pot. The pulse widths, 1 mil-
' 
lisecond each, pf these two pulses is controlled by the width Of the 
gating pulses qcpplied to SClt's 1 qcp;d 3 and SCR's 2 and 4 respectively. 
The time delay between these two pulses is eont:roUed by. the time 
between th~. :~atirtg puls··.es ·to SCR.l. :and :s:cR·2. 
Figur!;l 15 Sho\vs a block diagram of the eomplete overlo<1d ~ ... 
. ' 
-
test set, It <:onsists of a control x.1nif, the SCR drivers, .and the 
SCR ·o-c switch; respectively shol'{n in. FJgures 16, 17 and 14·, The 
SCR drivers were necess;1ry Qecause the ,control unit used integrated 
circuits and couldn't s11pply the current req11ired to turn on the . .. . 
-
. 
SCR' s. The drivers also provided buffeting for the control. circl.lit:t)', 
·' . The' control unit pro,Yides .the timing -necessary to determine the wJdth 
of both of the overload cur.rent pulses and the: delay between thet\l . ... 
. , 
·-. 3_2:: ..._, 
,_;, ".:. 
... 





Mono 1 and Mono 3 control the width of the first and second overload 
current pulse respectively, while ~1ono 2 dctcnnincs the delay between 
them. 1'he in1)ut of l'--fono 1 is a delay circuit \vhich initiates t}1e 
test cycle. The test cycle is initiated by the switch Sand this 
delay circuit provides both a delay and a clean noise free pulse to 
prohibit any switch noise from causing a false start. 
V. S ill,fi1A RY 
The long term reliability of a metallized via hole in the 
bilevel substrate which passes the electrical overload test can be 
assured. The two current pulse overload test is a nondestructive 
test for hole.s which pass ·the te~t. N.e.i.tber th.e reliability of the 
metallization n.or of· the ·.substrate .1:$. a.ffe.c.ted ·by· th·e t.e.st if the 
cross-s ectiona.1 area· trf :meta:11.t-z:?..tiori: e:xce .. :eds: the· m:irtimU·rn area corre-
A. q.uan ~.i tat±.·ve h:eat .an;.c;11ysi.s usi.:rig .s eve·ra.1 -1no·dels: ha.s rela>-
·The· .heat: analysis has :shown tJ1at the heat l0$S tp .the: :s·ub~ 
., 
parame·t:ers of· c.·urrent. :ainp·litude: arid ·vuJ.s:e w±.dth. However,. b:·ec.-aus.e 
the pulse--wi·dth. ±:s. :s·h·d.r:t .the total. ene.rgy .is small while the .p·ea.k. 
power is la.rge,. Th.e· ·.re.quire.d c11:rte'11t t.o a.pen the conductor. j.s ::j.nd·e.~ __ 
pendertt of con_d1)c,.tor length:,. di:r.e;ctly propo.rtionaJ t·o the diame;ter o.-f'-





·The heat analysis of four lossy cases yield similar results. 
Therefore Ii n1its were placed on the rcqui red current ampli tudc to 
open the conductor using the no loss case for the lower limit and the 
one dimensional constant heat flux lossy case for the maximum limit. 
One could use these general equations for other via hole dimensions, 
metallization and substrate materials to determine a current pulse 
overload test for any metallized via hole. 
The experimental data of the required current to open a 
specific thickness are bet\1een the theoretical upper and lower limits 
determined from the heat analysis. The spread in these data is a 
result of the nonuniform evaporated metallization around the perimeter 
of the via hole. At the 20 ampere current :_a.mpli tude the overload test· 
did open (des.tr-c>yed) metal Ii zed thickness es :of 7000~ and 11, oooR. 
The 70ooR t11ic.kness corresponds to 360° of: metallization·, while 1:he. 
11:,oooR thi.c.-kness corresponds t·o·. 290P .of nte:t-a1 li.za.tion ·with.1n the Viq;. 
:.~-ve_r}'Wh.:e.r:e within. th,e vi a hole.-
Tb.e: mirtimun1 -accept.·able.· .g.o1c:l thick:ness in th.e via. hole. wa·s-
q.:~t.enn:ine.d, t.o b·e 7.oool-. ·The. -cqrr.es~po.ndi,ng overload test· con.ditions: 
second int.-e.rval b.-etwee-n them. Th-e: -amplit.ude~: :otf t{re :first :an:d: s:e·c,\ond_ 
pulses are 20 and 17 ·amperes, respeC:tively .. 
i_ng ru.nction of the. ·overlo.ad test. Th·e· ·ba-si:c op:.~rc1,t:fon: o-f the -SCR: .o-c· 










switch was explained. The prototype overload test set with design 
considerations was discussed. The basic SCR D-C switch was modified 
to reduce the overshoot and was used to produce the two current pulse 
over 1 oad test. 
Tile overload test is presently being used in the laboratory 
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THEORETICAL CURRENT THICKNESS CURVE 
FIGURE 3 
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VERT . 5A/cm 
HOR. 0 .1 msec./cm 
OVERLOAD TEST WAVEFORMS 










a) SCAL : 
VERT. SA /cm 
HOR . U CAL 
TWO PULSE OVERLOAD TEST WAVEFORMS . 
. 
OF SEVEN HOLES 
FIGURE 8 
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BASIC SCR DC SWITCH 
FIGURE 9 · ' . 
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t0 SCR2 SWITCHED ON 
NEGLECT VOLTAGE ACROSS SCR 2 (• 1V.) 
VscR 1• Ve•+ fo' idt + r 
WHERE 1 • -V 
VscRt = 2V(1-e-t/ "' C) -V 
MINIMUM TIME CONSTANT (T),tatoff, VscRr0 
V•2V( 1-e-totf I ",c ) 
1 -toff /~C • .5 
RtC•1.45 toff 
T• R1 C•1.45 toff 
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SCR 1 8 SCR 1 - GE 118 (2Nl774) 
MIN. FORWARD BREAKOVER VOLTAGE 200 V 
FORWARD CURRENT RMS 74A 
TURN OFF TIME toff 15,i IIC. 
DETERMINATION R, Imax.@60V=-20A,R11q •total 
resistance :: 30 .'. R,• 20 
1.5 t off 
c~ •8,it RI. q 
I ! lmuc .• 400 C 
PROTOTYPE OVERLOAD TEST CIRCUIT 





























(a) BASIC SCR DC SWITCH 
SCALE: VERT. 5A/cm, HOR. O.i msec./cm 
(b) . MODIFIED SCR DC SWITCH 
WAVEFORMS OF THE OVERLOAD TEST 
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CONTROL SC,t SCR 0-C 
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1 f ~3 MONO 3 -03 
NOTE· MONOPULSERS TI - 74121 N 
CONTROL UNIT FOR OVERLOAD TEST SET 
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